

TLV62568 采用 SOT 封装的 1A 高效同步降压转换器

1 特性

- 效率高达 95%
- 低 $R_{DS(ON)}$ ，可在 150mΩ 和 100mΩ 之间切换
- 输入电压范围：2.5V 至 5.5V
- 可调输出电压：0.6V 至 V_{IN}
- 针对轻载效率的省电模式
- 针对最低压降的 100% 占空比
- 35μA 静态工作电流
- 1.5MHz 开关频率
- 电源正常输出指示
- 过流保护
- 内部软启动
- 热关断保护
- 采用小外形尺寸晶体管 (SOT) 封装
- 与 TLV62569 引脚兼容
- 借助 WEBENCH® 电源设计器，使用 TLV62568 创建定制设计方案

2 应用

- 通用负载点 (POL) 电源
- 网络视频摄像头
- 机顶盒
- 无线路由器

3 说明

TLV62568 器件是一款同步降压 DC-DC 转换器，专门针对高效和紧凑型解决方案进行了优化。该器件集成的开关能够提供高达 1A 的输出电流。

在中等负载或重载条件下，该器件运行在脉宽调制 (PWM) 模式下，开关频率为 1.5MHz。在轻载情况下，该器件自动进入节能模式 (PSM)，从而在整个负载电流范围内保持高效率。关断时，损耗减少至 2μA 以下。

TLV62568 的输出电压可通过一个外部电阻分压器进行调节。内部软启动电路可限制启动期间的浪涌电流。此外，还内置了诸如输出过流保护、热关断保护和电源正常输出等其他特性。该器件提供 SOT-23 和 SOT563 两种封装。

器件信息⁽¹⁾


器件型号	封装	封装尺寸 (标称值)
TLV62568	SOT-23 (5)	2.90mm x 2.80mm
TLV62568P	SOT-23 (6)	
TLV62568	SOT563 (6)	1.60mm x 1.60mm
TLV62568P	SOT563 (6)	

(1) 要了解所有可用封装，请参阅数据表末尾的可订购产品附录。

器件比较


器件编号	功能	封装标记
TLV62568DBV	-	14VF
TLV62568PDDC	电源正常	9X
TLV62568DRL	-	18L
TLV62568PDRL	电源正常	18N

简化电路原理图



Copyright © 2016, Texas Instruments Incorporated

5V 输入电压下的效率



D008



目录


1	特性	1	8	Application and Implementation	9
2	应用	1	8.1	Application Information	9
3	说明	1	8.2	Typical Application	9
4	修订历史记录	2	9	Power Supply Recommendations	14
5	Pin Configuration and Functions	3	10	Layout	15
6	Specifications	4	10.1	Layout Guidelines	15
6.1	Absolute Maximum Ratings	4	10.2	Layout Example	15
6.2	ESD Ratings	4	10.3	Thermal Considerations	15
6.3	Recommended Operating Conditions	4	11	器件和文档支持	16
6.4	Thermal Information	4	11.1	器件支持	16
6.5	Electrical Characteristics	5	11.2	文档支持	16
6.6	Typical Characteristics	6	11.3	接收文档更新通知	16
7	Detailed Description	7	11.4	社区资源	16
7.1	Overview	7	11.5	商标	16
7.2	Functional Block Diagram	7	11.6	静电放电警告	16
7.3	Feature Description	7	11.7	Glossary	17
7.4	Device Functional Modes	8	12	机械、封装和可订购信息	17

4 修订历史记录

Changes from Revision A (April 2017) to Revision B	Page
• 已将 WEBENCH 链接添加至数据表	1
• 已更改 TLV62568PDDC 更改为生产状态	1
• Added DDC package thermal information	4
• Changed 1.2 V From: MIN value To: MAX value for High-level threshold at EN pin	5

Changes from Original (November 2016) to Revision A	Page
• 已更改 TLV62568DRL 和 TLV62568PDRL 更改为生产状态。	1
• 将器件比较表移至第 1 页	1
• Added DRL package thermal information	4
• Added startup time of TLV62568DRL, TLV62568PDRL	5
• 已添加 TLV62568PDRL layout	15

5 Pin Configuration and Functions



Pin Functions

NAME	PIN NUMBER			I/O/PWR	DESCRIPTION
	SOT23-5	SOT23-6	SOT563-6		
EN	1	1	5	I	Device enable logic input. Logic high enables the device, logic low disables the device and turns it into shutdown. Do not leave floating.
GND	2	2	2	PWR	Ground pin.
SW	3	3	4	PWR	Switch pin connected to the internal FET switches and inductor terminal. Connect the inductor of the output filter to this pin.
VIN	4	4	3	PWR	Power supply voltage input.
PG	-	5	6	O	Power good open drain output pin for TLV62568P. The pull-up resistor should not be connected to any voltage higher than 5.5V. If it's not used, leave the pin floating.
FB	5	6	1	I	Feedback pin for the internal control loop. Connect this pin to an external feedback divider.
NC	-	-	6	O	No connection pin for TLV62568DRL. The pin can be connected to the output. Or leave it floating.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage ⁽²⁾	VIN, EN, PG	−0.3	6	V
	SW (DC)	−0.3	VIN+0.3	V
	SW (AC, less than 10 ns) ⁽³⁾	−3.0	9	V
	FB	−0.3	5.5	V
Operating junction temperature, TJ		−40	150	°C
Storage temperature, Tstg		−65	150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. Functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.
- (3) While switching.

6.2 ESD Ratings

		VALUE	UNIT
V(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000 V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500 V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions⁽¹⁾

		MIN	TYP	MAX	UNIT
VIN	Input voltage	2.5		5.5	V
VOU	Output voltage	0.6		VIN	V
IOUT	Output current			1	A
TJ	Operating junction temperature	−40		125	°C
ISINK_PG	Sink current at PG pin			1	mA

- (1) Refer to the [Application and Implementation](#) section for further information.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DBV (5 Pins)	DDC (6 pins)	DRL (6 pins)	UNIT
RθJA	Junction-to-ambient thermal resistance	191.6	121.6	149.8	°C/W
RθJC(top)	Junction-to-case (top) thermal resistance	141.4	69.1	45.7	°C/W
RθJB	Junction-to-board thermal resistance	44.5	45.5	31.1	°C/W
ψJT	Junction-to-top characterization parameter	34.5	22.3	1.3	°C/W
ψJB	Junction-to-board characterization parameter	43.9	46.0	31.7	°C/W
RθJC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

 $V_{IN} = 5\text{ V}$, $T_J = 25^\circ\text{C}$, unless otherwise noted

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
I _Q	Quiescent current into VIN pin	Not switching	35			uA
I _{SD}	Shutdown current into VIN pin	EN = 0 V	0.1	2		μA
V _{UVLO}	Under voltage lock out	V _{IN} falling	2.3	2.45		V
	Under voltage lock out hysteresis		100			mV
T _{JSD}	Thermal shutdown threshold	Junction temperature rising	150			°C
		Junction temperature falling	130			
LOGIC INTERFACE						
V _{IH}	High-level threshold at EN pin	2.5 V ≤ V _{IN} ≤ 5.5 V	0.95	1.2		V
V _{IL}	Low-level threshold at EN pin	2.5 V ≤ V _{IN} ≤ 5.5 V	0.4	0.85		V
t _{SS}	Soft startup time	TLV62568DBV	700			μs
		TLV62568DRL, TLV62568PDRL, TLV62568PDDC	900			
V _{PG}	Power good threshold, TLV62568P	V _{FB} rising, referenced to V _{FB} nominal	95%			
		V _{FB} falling, referenced to V _{FB} nominal	90%			
V _{PG,OL}	Power good low-level output voltage	I _{SINK} = 1 mA			0.4	V
I _{PG,LKG}	Input leakage current into PG pin	V _{PG} = 5 V	0.01			μA
t _{PG,DLY}	Power good delay time	V _{FB} falling	40			μs
OUTPUT						
V _{FB}	Feedback regulation voltage		0.588	0.6	0.612	V
R _{DS(on)}	High-side FET on resistance		150			mΩ
	Low-side FET on resistance		100			
I _{LIM}	High-side FET current limit		1.5			A
f _{SW}	Switching frequency	V _{OUT} = 1.8 V	1.5			MHz

6.6 Typical Characteristics




图 1. Quiescent Current vs Input Voltage




图 2. Shutdown Current vs Junction Temperature




图 3. FB Voltage Accuracy

7 Detailed Description

7.1 Overview

The TLV62568 is a high-efficiency synchronous step-down converter. The device operates with an adaptive off-time with peak current control scheme. The device operates at typically 1.5-MHz frequency pulse width modulation (PWM) at moderate to heavy load currents. Based on the V_{IN}/V_{OUT} ratio, a simple circuit sets the required off time for the low-side MOSFET. It makes the switching frequency relatively constant regardless of the variation of input voltage, output voltage, and load current.

7.2 Functional Block Diagram




图 4. TLV62568 Functional Block Diagram

7.3 Feature Description

7.3.1 Power Save Mode

The device automatically enters Power Save Mode to improve efficiency at light load when the inductor current becomes discontinuous. In Power Save Mode, the converter reduces switching frequency and minimizes current consumption. In Power Save Mode, the output voltage rises slightly above the nominal output voltage. This effect is minimized by increasing the output capacitor.

7.3.2 100% Duty Cycle Low Dropout Operation

The device offers a low input-to-output voltage differential by entering 100% duty cycle mode. In this mode, the high-side MOSFET switch is constantly turned on and the low-side MOSFET is switched off. The minimum input voltage to maintain output regulation, depending on the load current and output voltage, is calculated as:

$$V_{IN(MIN)} = V_{OUT} + I_{OUT} \times (R_{DS(ON)} + R_L)$$

where

- $R_{DS(ON)}$ = High side FET on-resistance
- R_L = Inductor ohmic resistance (DCR)

(1)

7.3.3 Soft Startup

After enabling the device, internal soft startup circuitry ramps up the output voltage which reaches nominal output voltage during a startup time. This avoids excessive inrush current and creates a smooth output voltage rise slope. It also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance.

Feature Description (接下页)

The TLV62568 is able to start into a pre-biased output capacitor. The converter starts with the applied bias voltage and ramps the output voltage to its nominal value.

7.3.4 Switch Current Limit

The switch current limit prevents the device from high inductor current and drawing excessive current from a battery or input voltage rail. Excessive current might occur with a heavy load or shorted output circuit condition. The TLV62568 adopts the peak current control by sensing the current of the high-side switch. Once the high-side switch current limit is reached, the high-side switch is turned off and low-side switch is turned on to ramp down the inductor current with an adaptive off-time.

7.3.5 Under Voltage Lockout

To avoid mis-operation of the device at low input voltages, under voltage lockout is implemented that shuts down the device at voltages lower than V_{UVLO} with V_{HYS_UVLO} hysteresis.

7.3.6 Thermal Shutdown

The device enters thermal shutdown once the junction temperature exceeds the thermal shutdown rising threshold, T_{JSD} . Once the junction temperature falls below the falling threshold, the device returns to normal operation automatically.

7.4 Device Functional Modes

7.4.1 Enabling/Disabling the Device

The device is enabled by setting the EN input to a logic High. Accordingly, a logic Low disables the device. If the device is enabled, the internal power stage starts switching and regulates the output voltage to the set point voltage. The EN input must be terminated and should not be left floating.

7.4.2 Power Good

The TLV62568P has a power good output. The PG pin goes high impedance once the output is above 95% of the nominal voltage, and is driven low once the output voltage falls below typically 90% of the nominal voltage. The PG pin is an open-drain output and is specified to sink up to 1 mA. The power good output requires a pull-up resistor connecting to any voltage rail less than 5.5 V. The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin unconnected when not used.

表 1. PG Pin Logic

DEVICE CONDITIONS		LOGIC STATUS	
		HIGH Z	LOW
Enable	EN = High, $V_{FB} \geq V_{PG}$	√	
	EN = High, $V_{FB} \leq V_{PG}$		√
Shutdown	EN = Low		√
Thermal Shutdown	$T_J > T_{JSD}$		√
UVLO	$1.4\text{ V} < V_{IN} < V_{UVLO}$		√
Power Supply Removal	$V_{IN} \leq 1.4\text{ V}$	√	

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference.

8.2 Typical Application




图 5. TLV62568 1.8-V Output Application

8.2.1 Design Requirements

For this design example, use the parameters listed in 表 2 as the input parameters.

表 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	2.5 V to 5.5 V
Output voltage	1.8 V
Maximum output current	1.0 A

表 3 lists the components used for the example.

表 3. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER ⁽¹⁾
C1	4.7 μF, Ceramic Capacitor, 10 V, X7R, size 0805, GRM21BR71A475KA73L	Murata
C2	10 μF, Ceramic Capacitor, 10 V, X7R, size 0805, GRM21BR71A106KE51L	Murata
L1	2.2 μH, Power Inductor, SDER041H-2R2MS	Cyntec
R1,R2,R3	Chip resistor,1%,size 0603	Std.
C3	Optional, 6.8 pF if it is needed	Std.

(1) See [Third-party Products Disclaimer](#)

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TLV62568 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.2.2 Setting the Output Voltage

An external resistor divider is used to set output voltage according to [公式 2](#).

When sizing R2, in order to achieve low current consumption and acceptable noise sensitivity, use a maximum of 200 k Ω for R2. Larger currents through R2 improve noise sensitivity and output voltage accuracy but increase current consumption.

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.6V \times \left(1 + \frac{R1}{R2}\right) \quad (2)$$

A feed forward capacitor, C3 improves the loop bandwidth to make a fast transient response (shown in [图 19](#)). 6.8-pF capacitance is recommended for R2 of 100-k Ω resistance. A more detailed discussion on the optimization for stability vs. transient response can be found in [SLVA289](#).

8.2.2.3 Output Filter Design

The inductor and output capacitor together provide a low-pass filter. To simplify this process, [表 4](#) outlines possible inductor and capacitor value combinations. Checked cells represent combinations that are proven for stability by simulation and lab test. Further combinations should be checked for each individual application.

表 4. Matrix of Output Capacitor and Inductor Combinations

V_{OUT} [V]	L [μ H] ⁽¹⁾	C_{OUT} [μ F] ⁽²⁾				
		4.7	10	22	2x 22	100
$0.6 \leq V_{OUT} < 1.2$	1				+	
	2.2				++ ⁽³⁾	
$1.2 \leq V_{OUT} < 1.8$	1			+	+	
	2.2			++ ⁽³⁾	+	
$1.8 \leq V_{OUT}$	1		+	+	+	
	2.2		++ ⁽³⁾	+	+	

(1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by +20% and -30%.

(2) Capacitor tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by +20% and -50%.

(3) This LC combination is the standard value and recommended for most applications.

8.2.2.4 Inductor Selection

The main parameters for inductor selection is inductor value and then saturation current of the inductor. To calculate the maximum inductor current under static load conditions, 公式 3 is given:

$$I_{L,MAX} = I_{OUT,MAX} + \frac{\Delta I_L}{2}$$

$$\Delta I_L = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f_{SW}}$$

where:

- $I_{OUT,MAX}$ is the maximum output current
- ΔI_L is the inductor current ripple
- f_{SW} is the switching frequency
- L is the inductor value

(3)

It is recommended to choose a saturation current for the inductor that is approximately 20% to 30% higher than $I_{L,MAX}$. In addition, DC resistance and size should also be taken into account when selecting an appropriate inductor.

8.2.2.5 Input and Output Capacitor Selection

The architecture of the TLV62568 allows use of tiny ceramic-type output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are thus recommended. To keep its resistance up to high frequencies and to achieve narrow capacitance variation with temperature, it is recommended to use X7R or X5R dielectric.

The input capacitor is the low impedance energy source for the converter that helps provide stable operation. A low ESR multilayer ceramic capacitor is recommended for best filtering. For most applications, 4.7-μF input capacitance is sufficient; a larger value reduces input voltage ripple.

The TLV62568 is designed to operate with an output capacitor of 10 μF to 47 μF, as outlined in 表 4.

8.2.3 Application Performance Curves

$V_{IN} = 5\text{ V}$, $V_{OUT} = 1.8\text{ V}$, $L = 2.2\text{ }\mu\text{H}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.




图 6. 1.2-V Output Efficiency




图 7. 1.8-V Output Efficiency




图 8. 2.5-V Output Efficiency




图 9. 3.3-V Output Efficiency




图 10. Load Regulation




图 11. Line Regulation




图 12. Switching Frequency vs Load




图 13. Switching Frequency vs Input Voltage




图 14. PWM Operation




图 15. Power Save Mode Operation




图 16. Startup with Load






图 17. Startup with Load



9 Power Supply Recommendations

The power supply to the TLV62568 must have a current rating according to the supply voltage, output voltage and output current.



10 Layout

10.1 Layout Guidelines

The PCB layout is an important step to maintain the high performance of the TLV62568 device.

- The input/output capacitors and the inductor should be placed as close as possible to the IC. This keeps the power traces short. Routing these power traces direct and wide results in low trace resistance and low parasitic inductance.
- The low side of the input and output capacitors must be connected properly to the power GND to avoid a GND potential shift.
- The sense traces connected to FB are signal traces. Special care should be taken to avoid noise being induced. Keep these traces away from SW nodes.
- GND layers might be used for shielding.

10.2 Layout Example



10.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component.

Two basic approaches for enhancing thermal performance are listed below:

- Improving the power dissipation capability of the PCB design
- Introducing airflow in the system

For more details on how to use the thermal parameters, see the application notes: Thermal Characteristics Application Notes [SZZA017](#) and [SPRA953](#).

11 器件和文档支持

11.1 器件支持

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.1.2 使用 WEBENCH® 工具定制设计方案

单击[此处](#)，使用 TLV62568 器件并借助 WEBENCH® 电源设计器创建定制设计方案。

1. 在开始阶段键入输入电压 (V_{IN})、输出电压 (V_{OUT}) 和输出电流 (I_{OUT}) 要求。
2. 使用优化器拨盘优化关键设计参数，如效率、封装和成本。
3. 将生成的设计与德州仪器 (TI) 的其他解决方案进行比较。

WEBENCH Power Designer 提供一份定制原理图以及罗列实时价格和组件可用性的物料清单。

在多数情况下，可执行以下操作：

- 运行电气仿真，观察重要波形以及电路性能
- 运行热性能仿真，了解电路板热性能
- 将定制原理图和布局方案导出至常用 CAD 格式
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息，请访问 www.ti.com/WEBENCH。

11.2 文档支持

11.2.1 相关文档

应用报告《半导体和 IC 封装热指标》（文件编号：[SPRA953](#)）

应用报告《采用 JEDEC PCB 设计的线性和逻辑封装散热特性》（文件编号：[SZZA017](#)）

11.3 接收文档更新通知

要接收文档更新通知，请转至 TI.com 上的器件产品文件夹。单击右上角的通知我 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.5 商标

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据如有变更，恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本，请参阅左侧的导航。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV62568DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	14VF	Samples
TLV62568DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	14VF	Samples
TLV62568DRLR	ACTIVE	SOT-5X3	DRL	6	3000	Green (RoHS & no Sb/Br)	Call TI SN	Level-1-260C-UNLIM	-40 to 125	18L	Samples
TLV62568DRLT	ACTIVE	SOT-5X3	DRL	6	250	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	18L	Samples
TLV62568PDDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	(9X9, 9XW)	Samples
TLV62568PDDCT	ACTIVE	SOT-23-THIN	DDC	6	250	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	(9X9, 9XW)	Samples
TLV62568PDRLR	ACTIVE	SOT-5X3	DRL	6	3000	Green (RoHS & no Sb/Br)	Call TI SN	Level-1-260C-UNLIM	-40 to 125	18N	Samples
TLV62568PDRLT	ACTIVE	SOT-5X3	DRL	6	250	Green (RoHS & no Sb/Br)	Call TI SN	Level-1-260C-UNLIM	-40 to 125	18N	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV62568DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV62568DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV62568DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV62568DRLT	SOT-5X3	DRL	6	250	180.0	8.4	2.0	1.8	0.75	4.0	8.0	Q3
TLV62568PDDCR	SOT-23-THIN	DDC	6	3000	180.0	9.5	3.17	3.1	1.1	4.0	8.0	Q3
TLV62568PDDCR	SOT-23-THIN	DDC	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV62568PDDCT	SOT-23-THIN	DDC	6	250	180.0	9.5	3.17	3.1	1.1	4.0	8.0	Q3
TLV62568PDDCT	SOT-23-THIN	DDC	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV62568DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV62568DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV62568DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV62568DRLT	SOT-5X3	DRL	6	250	210.0	185.0	35.0
TLV62568PDDCR	SOT-23-THIN	DDC	6	3000	184.0	184.0	19.0
TLV62568PDDCR	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0
TLV62568PDDCT	SOT-23-THIN	DDC	6	250	184.0	184.0	19.0
TLV62568PDDCT	SOT-23-THIN	DDC	6	250	210.0	185.0	35.0

EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/E 09/2019

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/E 09/2019

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.


DRL0006A



PACKAGE OUTLINE

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



4223266/A 09/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

EXAMPLE BOARD LAYOUT


DRL0006A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
SCALE:30X



SOLDERMASK DETAILS

4223266/A 09/2016

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DRL0006A

SOT - 0.6 mm max height


PLASTIC SMALL OUTLINE



4223266/A 09/2016

NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.




4214841/A 08/2016

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-193.



LAND PATTERN EXAMPLE
EXPLODED METAL SHOWN
SCALE:15X




SOLDERMASK DETAILS

4214841/A 08/2016

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
 BASED ON 0.125 THICK STENCIL
 SCALE:15X

4214841/A 08/2016

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司